This memory details really supplements the white paper on memcache which explain high level architecture details...thanks 🙏