If we did have hardware consisting of multiple CPUs, each with its own private memory, how would core-to-core communication be achieved? Am I correct in thinking that new circuitry would be required that doesn't exist in today's shared-memory systems?